Frequency and Resolution Options for PWM Outputs INTRODUCTION The PIC17C42 is equipped with two high frequency Pulse Width Modulation (PWM) outputs In a pulse width modulated signal the period of the signal is (usually) kept fixed, while the duty cycle is varied In this application note, we will discuss options in selecting PWM frequency and resolution
PIC16F877A - Microchip Technology This powerful (200 nanosecond instruction execution) yet easy-to-program (only 35 single word instructions) CMOS FLASH-based 8-bit microcontroller packs Microchip's powerful PIC® architecture into an 40- or 44-pin package and is upwards compatible with
PIC16F628A - Microchip Technology This powerful (200 nanosecond instruction execution) yet easy-to-program (only 35 single word instructions) CMOS FLASH-based 8-bit microcontroller packs Microchip's powerful PIC® architecture into an 18-pin package and is upwards compatible with the PI
dsPIC33 PIC24 FRM, PIC24F Data Memory - Microchip Technology 1 0 INTRODUCTION As Harvard architecture devices, PIC24F microcontrollers feature separate program and data memory spaces and buses The PIC24F architecture also allows the direct access of program memory from the data space during code execution
PIC24H FRM Section 2. CPU - Microchip Technology File Register Instructions MOV ADD WREG, 0x0100 0x0100, WREG ; move contents of W0 to address 0x0100 ; add W0 to address 0x0100, store in W0 Note: Refer to the “dsPIC30F 33F Programmer’s Reference Manual” (DS70157), for complete descriptions of addressing modes and instruction syntax
2010-2016 Microchip Technology Inc. DS40001414E-page 1 Addresses BANKx x00h or x80h INDF0 x01h or x81h INDF1 x02h or x82h PCL x03h or x83h STATUS x04h or x84h FSR0L x05h or x85h FSR0H x06h or x86h FSR1L x07h or x87h FSR1H x08h or x88h BSR x09h or x89h WREG x0Ah or x8Ah PCLATH x0Bh or x8Bh INTCON PIC16(L)F1946 1947 DS40001414E-page 22 2010-2016 Microchip Technology Inc 3 2 1 1 STATUS Register
dsPIC33E PIC24E FRM Section 2. CPU - Microchip Technology Example 2-2: MOV WREG,0x0100 ; move contents of W0 to address 0x0100 ADD 0x0100,WREG ; add W0 to address 0x0100, store in W0 Note: For a complete description of Addressing modes and instruction syntax, refer to the “16-bit MCU and DSC Programmer’s Reference Manual” (DS70157)
Section 2. CPU - Microchip Technology Example 2-2: File Register Instructions MOV WREG, 0x0100 ; move contents of W0 to address 0x0100 ADD 0x0100, WREG ; add W0 to address 0x0100, store in W0 Note: Refer to the “16-bit MCU and DSC Programmer’s Reference Manual” (DS70157), for complete descriptions of addressing modes and instruction syntax
Section 44. CPU with Extended Data Space (EDS) An instruction prefetch mechanism helps to maintain throughput and provides predictable execution Most instructions execute in a single-cycle effective execution rate, with the exception of instructions that change the program flow, the double-word move (MOV D) instruction, accessing Extended Data Space (EDS) and Program Space Visibility (PSV), and the table instructions Overhead-free